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Abstract—Emerging nanodevices such as resistive memories
are being considered for hardware realizations of a variety of arti-
ficial neural networks (ANNs), including highly promising online
variants of the learning approaches known as reservoir comput-
ing (RC) and the extreme learning machine (ELM). We propose
an RC/ELM inspired learning system built with nanosynapses
that performs both on-chip projection and regression operations.
To address time-dynamic tasks, the hidden neurons of our system
perform spatio-temporal integration and can be further enhanced
with variable sampling or multiple activation windows. We detail
the system and show its use in conjunction with a highly analog
nanosynapse device on a standard task with intrinsic timing
dynamics- the TI-46 battery of spoken digits. The system achieves
nearly perfect (99%) accuracy at sufficient hidden layer size,
which compares favorably with software results. In addition, the
model is extended to a larger dataset, the MNIST database of
handwritten digits. By translating the database into the time
domain and using variable integration windows, up to 95%
classification accuracy is achieved. In addition to an intrinsically
low-power programming style, the proposed architecture learns
very quickly and can easily be converted into a spiking system
with negligible loss in performance- all features that confer
significant energy efficiency.
Index Terms—on-chip learning, spatiotemporal classifica-
tion,reservoir computing, extreme learning machine, memristive
devices, nanosynapses
I. INTRODUCTION
Reservoir computing (RC) systems refer to learning models
which use the combination of random weights and recurrent
projection spaces- often called the liquid state- to generate
rich outputs that can be used in spatiotemporal classification or
processing tasks. Previously referred to as echo state networks
(ESN) as well as liquid state machines (LSM) [1], [2], these
systems use linear regression or ridge regression on the output
of the reservoir to analytically obtain output weights. Once
these weights are set, the system can be used for on-line
classification or clustering tasks. An experimental demon-
stration of the non-linear mapping abilities of this approach
has been made in optoelectronic systems [3], amongst other
media; however, the optimal realization of reservoir and read-
out weights is seldom discussed in the RC literature. Mean-
while, the advent of non-linear nanoscale electronic elements
with volatile and non-volatile modes, often called memristive
devices, has paved the way towards dynamic weights with
intrinsic plasticity (adaption) features [4]. The use of said
devices, hereafter “nanosynapses”, to construct and enhance
reservoir computers was first proposed discussed in [5]; here,
topology was arbitrary (randomly generated) and training
employed a genetic algorithm. In [6], the performance of an
ensemble of such random reservoirs was discussed, yet an
on-chip friendly read-out and regression scheme was lacking.
A completely on-chip feasible design for RC was proposed
using a ring topology in [7], yet nanosynapses were only
used in the output or regression layer (reservoir synapses were
built with CMOS). Our proposed scheme uses memristive
synapses in both layers by coupling two crossbar arrays; this
regular topology is currently being experimentally realized
in both two (planar) and three (stacked) dimensions, and is
straight-forward to read and write [8]. In contrast with RC
systems, and more like a complementary approach known
as the Extreme Learning Machine (ELM) [9], our system is
feed-forward; however, even with such a simplification, strong
performance on tasks with time-dynamic can be achieved
by exploiting time-dynamics within the hidden layer. This
approach is reminiscent of a dendritically-inspired architecture
proposed by Tapson [10], who used a variety of synaptic
kernels to achieve promising results on spatio-temporal tasks.
Ours uses simpler spatio-temporal integration schemes specif-
ically designed for on-chip learning with emerging, highly
analog nanosynapse models. Given well-known advantages
of the RC/ELM paradigm (fast training, online operation)
and the spatio-temporal data processing challenges inherent
in an upcoming era of distributed computing, we expect this
proposal should be of great interest to neuromorphic designers.
II. ARCHITECTURE
A. Conceptual Depiction
A conventional RC architecture, visible in Fig. 1(a) is built
with a sparsely connected graph of m excitatory and inhibitory
neurons in the liquid, some or all of which are recurrent; this
graph is excited along a set of input channels connected to Win
and feeding out along weights Wout. As Win is static, Wout
can be solved as the pseudo-inverse of all collected output
activations (A+), given a matrix of labels or expected values
(Z), as depicted in the bottom of Fig. 1(a).
Our proposed scheme, introduced in Fig. 1(b), also sets
input weights and linearly regresses to achieve output weights,
but now has a feed-forward fully-connected architecture to
make it crossbar-compatible. To achieve the spatio-temporal
features needed to emulate reservoir performance, the hidden
neurons each possess a stateful value which corresponds to the
past activations they have received within the present example.
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Symbolically, given example s presented over k total time
frames f , neuron m computes output as
Om,s = sign(
k∑
f=1
n∑
i=1
Xi,fWi,m) (1)
where n is the input dimensionality (total number of chan-
nels) and i is the index of the input channel.
The sign function means that, like an RC system, neurons
have binary states: excitatory (+) or inhibitory (-). The scheme
is built to perform well on tasks presented frame-by-frame
such as audio, video, or other tasks mapped to a time domain.
Two variations of the architecture are possible. In the
’uniform’ case, each hidden neuron integrates over every frame
presented. In the ’variable’ case, each hidden neuron integrates
only a subset of the time frames, specific to the hidden neuron:
the sum over f is limited to a subset of f values.
This scheme is illustrated in Fig. 1(b), where the corre-
sponding lettered hidden layer neurons integrate over the frame
areas pictured below them.
Fig. 1. Conceptual illustrations of (a) the standard RC/LSM paradigm and
the on-chip, (b) RC-inspired scheme proposed here.
B. Nanoelectric Implementation
Our architecture implementation with nanoelectronics is
presented in Fig. 2. It is constituted by two nanodevices
crossbars implementing a “projection layer” and a “readout
layer” connected by circuits implementing the hidden neurons.
1) Input and projection layer: Inputs are presented to
the first layer as consecutive frames of voltage pulses to n
input channels. Weights in this layer are set randomly at
the initialization of operation and unchanged. Two modes
were considered: analog and spiking. Following dissemination
through the crossbar, output currents at the other side are
subtracted in pairs (so as to achieve negative weights) and
translated through standard op-amp circuitry into the voltage
domain. Only the binary value of this voltage, or its sign are
relevant to the following cell.
2) Hidden neurons activation: Different technological op-
tions are possible for implementing the time-integration per-
formed by hidden neurons circuits. It can be achieved digitally
using counters, or in an analog fashion using capacitors, as is
often done in the neuromorphic electronics field [11]. It could
also potentially performed using analog nanosynapses.
As mentioned above, each hidden neuron integrates acti-
vation over either all frames (uniform scheme) or smaller,
random subsets of frames (variable scheme). To realize the
variable scheme a small memory needs to be associated and
configured with each hidden neuron. In addition to standard
memory components, another crossbar of nanosynapses set
randomly on or off could be used to constitute the physical
reference for a sparsity matrix; in this case, dot-product opera-
tions between layers of a 3D crossbar array would significantly
reduce required overhead.
3) Readout layer: The readout layer uses the weight space
of pairs of analog nanosynapses to provide on-chip regression
corresponding to the activations from the hidden neurons.
The scheme proposed for the readout layer is described in
detail in [12]. It consists in a conditional pulse programming
scheme which uses the combination of +/−Vpre pulses (from
the hidden neurons) and +/ − Vpost pulses (from a training
cell) to implement an on-chip friendly (digital) version of
stochastic gradient descent, reducing error on all device pairs
in the readout layer. As pictured in Fig. 2, this scheme simply
checks the sign of the sample’s label against the sign of the
output for that class (crossbar column). This scheme is generic
to several classes of nanosynapses and highly resistant to
device imperfections [13]. The training cell can use stateful
memristive devices to correctly route programming pulses to
output neurons with the corresponding error case in the readout
crossbar layer [14]; the chosen nanosynapse has been directly
integrated in such a scheme [15].
Fig. 2. Schematic illustrating the simulated nano-system used to obtain
results. Each square icon in both cartoons represents a nano-synapse. In the
first layer (projection) either binary device and/or natural dispersion around
the maximal or minimal values of the device can be used; in the second layer
(readout), full weight range is exploited in order to achieve on-chip regression
using a simplified version of the Widrow-Hoff or delta learning rule.
C. Nanosynapse
The nanosynapse model is extrapolated from experimental
data obtained from the hardware learning of a highly analog
polyermic nanosynapse with several hundred writable/readable
states. The device physically functions via active filamentary
redox mechanisms occurring within an electrografted polymer
thin-film of tris-bipyridine iron complexes (TBFe) [12]. Our
generic model evaluates the evolution of the device between
Gmax and Gmin; conductance increases if and only if it is biased
at a voltage Vb above a critical threshold Vth1 but below Vth2
and decreases above Vth2, as a function of its total addressable
states g and the write range , r = Gmax −Gmin, as follows :
dG
dt
=

Vth2 > |Vb| > Vth1 f(|Vb1 − Vth1|, g, r)
|Vb| > Vth2 −f(|Vb2 − Vth2|, g, r)
|Vb| < Vth1 0.
(2)
This case is significantly simplified by using a constant pro-
gramming scheme where Vb2 = Vp+ = 5.5V for reset, Vb1 =
Vp− = 3.3V and programming (pulse) length dt = 100µs,
such that ∆G = f(g, r) can be approximated in a discrete
time-step simulator during each writing (learning) phase. Two
varieties of this model were considered on the network level:
perfect devices, for which every device has identical extrema (
Gmax = 69.5µS,Gmin = 2.1µS) and identical thresholds; and
imperfect devices, which have extrema distributed around a
Gaussian spread from those means, and with first and second
thresholds distributed around Vth1 = 3.1, Vth2 = 5.5. For
all the following simulations, 7 bits or g = 128 addressable
states were considered for the analog readout layer. For the
projection layer (Win) which is unadaptive, the devices were
either in ’binary mode’ and programmed randomly at one
extrema (perfect devices); or were all programmed randomly
around the same extrema (ON or OFF), taking advantage of the
natural Gaussian curve as proposed in [16] (imperfect devices).
III. SIMULATION METHODOLOGY
First, we considered a sub-set of 500 examples from the TI-
46 corpus of spoken digits. These spoken digits were encoded
using an artificial cochleagram; pre-processing was based on
the passive ear model or filter bank designed by R.F. Lyon
[17]. Full details on this pre-processing and database are
available in [18]. The processed data we used in our tests
shows 77 channels with between 50 and 100 time frames or
steps during each example digit. The dataset was imported
from and used in the context of a generic software simulator
for reservoir computing written in Python (Oger) [19]. The
identical database and pre-processing methods were used to
present this set as training and testing examples to a custom
discrete-time crossbar simulator which tracks the evolution of
all hidden neurons activation values and (second layer) device
weights; this software was also written in Python.
The 500 samples were divided into a training set of 350
samples, and a test set of 150 samples. The training set
is labeled and used either to teach the readout layer or
to build an output matrix for ridge regression; conversely,
testing examples are presented label-less, and the prediction
or inference is compared externally to the system. Each full
training procedure consisted of 10 subsequent presentations
(epochs) of the sample set (5k iterations); examples were
always shuffled between each epoch.
Although this task has intrinsic time dynamic, the num-
ber of total samples is very small. To further estimate the
generalization abilities of our architectures, we also tested
with the well known MNIST database of handwritten digits
[20], which consists of 70,000 samples (10,000 tests, 60,000
training examples). In order to lend time-dynamic to the task
we presented all individual examples (from training and test)
as 28 frames presented subsequently to the input layer, as
in [21]. As in the TI-46 database, training examples were
always shuffled (presented in a different order). Training with
this database, due to its large size, consists of only a single
epoch; no distortions or pre-processing were made before
presentation; reported scores are always based on classification
on the entire test database.
For analog mode presentation: pixel intensity or channel’s
analog value for cochleagram were input directly as the
corresponding voltage pulses. For spiking mode, all nega-
tive cochleagram values (range [−1, 1]) were converted to 0
(no spike), and all positive to 1 (spike); for MNIST, pixel
luminosity greater than 0.5 spiked, and that below did not
(range [0, 1]). When applying noise to spike channels, the
noted percent of pixels or channels at each moment flipped
from one bit value to the other (on average).
IV. LEARNING PERFORMANCES
A. Effect of Liquid/ Hidden Layer size
As visible in Fig. 3 (a), both the software reservoir and our
proposed crossbar interpretation are strongly dependent on a
large enough number of nodes in the reservoir or hidden layer
to reach robust performance. However, while the software
reservoir achieves > 95% already by m = 100 neurons, a
dimensionality of at least m = 200 is required for the crossbar
based version when it is built with perfect nanosynapses. As
visible, the variable sampling method creates a noticeable but
not dramatic improvement.
The case of the MNIST challenge shows the same strong
dependence of performance on hidden layer size, but in
this case, the performance improvement between the uniform
integration and variable schemes is dramatic. The uniform case
only approaches 80% at large number of hidden neurons; this
is an inferior result for a two layer system, given that a single
layer (perceptron) system can achieve 88% in software [22]
and a one-layer crossbar system using the same device can
approximate this result [12]. This suggests that the simple,
or uniform integration scheme that was used earlier is not
adequate to differentiate between many presented MNIST
samples in the training phase. Two factors may be at play:
first, when artificially converted into the time domain few
input channels are available in general; second, integration
(summation) across the entire time slice cannot enhance di-
mensionality but only reduce it. This would be especially
punishing in the MNIST case due to the complexity of the
training data (which is not, in general, linearly separable). In
contrast, adding hidden layer variability results in a substantial
boost in performance, with ultimate performance at 95% at
large hidden size. To obtain these results a random subset of
one fourth of the frames from each image was selected by each
neuron; this preference is consistent over all presentations and
between training and testing.
B. Effect of sparsity on variable scheme
Next, we explored whether optimal sparse connection levels
exist. As visible in Fig. 3 (c), the optimal sparsity greatly
depends upon the task; the optimal sparsity for MNIST is quite
high, with best performances coming when between 40-20% of
frames are active per neuron. For the Lyon task, 85-65% con-
nection produces the best results. While outcome for MNIST
devices with 10% variability is mostly equivalent to perfect
devices, the same cannot be said for Lyon imperfect devices
which trail performance relative to perfect ones increasingly
as sparsity increases.
C. Effect of readout device variability
While projection layer variability can easily be taken in
stride by using normal distributions as an asset, imperfect
devices in the adaptive (readout) layer can confound the
learning rule’s performance. Fig. 3 (d) shows performance
on each of the two considered challenges as a function
of increasing standard deviation or dispersion of maximal,
minimal conductances and thresholds at M = 200 for the Lyon
task, and M = 1200 for the MNIST task. As visible, slight
variability is not very harmful, while greater than 10%− 15%
starts to substantively effect performance. Notably, the rate
of deterioration on the Lyon task is much higher than the
MNIST task; in the far smaller readout crossbar for the Lyon
task, each device is more important to successfully resolving
the problem. Reducing the impact of device imperfections in
general could be realized via better engineering or through
architectural tweaks such as using more than two nanodevices
per single nanosynapse element.
D. Fast Training Capabilities
One of the signature benefits of the RC/ELM paradigm is
that such systems generally require only a fraction of the
quantity of training examples needed to solve the problem
in more computationally demanding methods; e.g. multi-layer
backpropagation or convolutional neural networks often re-
quire dozens of epochs (millions of individual updates) to
properly converge. As illustrated in Fig. 3 (e), the Lyon and
MNIST tasks achieve within 10% of the maximum perfor-
mance in as few as 20% (12k) training examples, in the former
case, and 60% (2.1k) training examples, in the latter case. For
even more approximate applications (less stringent accuracy
requirements), 80% of performance can be reached in only
5k samples, for the case of the MNIST, and 1.4k samples,
for the Lyon case. As small error rates lead to substantial
energy savings, these results suggest the system is an attractive
approximate computer.
E. Performance with Spiking Input
In neuromorphic applications, spike coding bestows extreme
energy efficiency [23]. We tested the capability of our system
Device/Task Full Performance 10% Loss 20% Loss
ENODe-Lyon 0.65mJ 0.39mJ 0.182mJ
TBFe-Lyon 154mJ 92.4mJ 43.12mJ
TBFe-MNIST 11.09J 2.22J 0.924J
ENODe-MNIST 46.8 mJ 9.36mJ 3.9mJ
TABLE I
PROGRAMMING COST FOR TWO POSSIBLE NANOSYNAPSES
to still provide strong solutions when the problem was pre-
sented in either in perfectly presented spike form, or imper-
fect (increasingly noisy) spiking channel input, as described
previously. As visible in Fig. 3 (f), the initial conversion from
analog to digital (spiking) presentation has a slim effect on
ultimate performance (between 1.1% and 0.4% drop from ideal
analog case). With increasing noise, performance deteriorates
slowly; on a slightly noisy channel ( 5% bit flips) performance
drops only 4-8%, and even with nearly one third of the channel
corrupted performance is still within 80% of the maximum.
The system’s performance degradation on the Lyon task is less
than that on the MNIST challenge; this shows that encoding
on the latter on only 28 channels is intrinsically difficult and
with added noise many of the features are lost.
F. Energy Estimates
The energy benefits of programming devices in a crossbar
array are substantial relative to the alternatives such as SRAM
[24]. Even better, this scheme keeps the first layer weights
static and trains the second layer using a conditional program-
ming pulse scheme (not every output neuron is programmed
at every training step). Due to high voltage levels for the sim-
ulated TBFe polymeric device (Vp = 4.4V ), we also include
energy estimates using an alternate polymeric electrochem-
ical nanosynapse called ENODe [25] where Vp = 0.5mV .
However, there is a trade-off in programming speed, since
tprog = 100µs for TBFe and tprog = 2s for ENODe. The
energy cost per elementary write operation for the two devices
is computed finally as 0.077µJ and 0.325nJ , respectively.
Total programming expenditure for the Lyon task and the
MNIST task for both polymeric nanosynapses at full training
(full performance), within 10 % of max performance, and
within 20% of max performance following the analysis in Fig.
3 (e) are visible in Table I; system (hidden layer) size for Lyon
is M = 200, and M = 1200 for MNIST. While this estimation
is only raw programming cost, power draw for sum/ integration
operations in the hidden layer, and checking/routing of error
should be far less, especially if they use nanosynapses.
G. Benchmarks
Our best obtained results on the Lyon task match not only
RC software results, but the best obtained results with complex
Long-short term memory cell (LSTM) networks [26]. Our
results are very slightly inferior to physically realized reservoir
computers; [3] obtained only 0.4% error. Finally, to test how
critical the two layer design is to the high performance we
achieved, we simulated a one-layer system with the training
data directly presented (only the readout layer). Using this
approach, we achieved only 56% using the uniform and 62%
Fig. 3. Performance of the considered architecture on the two chosen tasks. (a) shows performance on Lyon for software, on-chip simple integration, and
on-chip sparse integration; (c) shows both considered integration schemes for the MNIST challenge where mild variability (σ = 10%) is showed in the
’imperfect’ series; (c) shows deterioration in performance as dispersion the Gon, Goff parameters is increased; (d) shows response of variably integrating
systems to the degree of spareness in the first layer, where 1.0 is the default (uniform) case; (e) shows convergence speed of the considered systems as a
fraction of the total given samples in other graphs; (f) shows degradation in performance as the input channels to the first layer are increasingly simplified
(analog to digital) and corrupted (noise).
using the variable spatio-temporal integration scheme. This
suggests that direct integration is insufficient for effective
spatio-temporal learning. As suggested in [10], the critical
operation expressed by synaptic (in our system, hidden layer)
kernels is to project inputs into a higher dimensional space.
Many benchmarks are available for MNIST, but of more
relevance to our case are those using nanosynapse weights in
part or whole. In comparison to the results obtained in [21],
which again presented that database similarly to memristive
crossbars, we obtained superior results while also avoiding
off-chip computational requirements. Our top obtained result is
superior to the standard ELM result (91.5%) and similar to the
’enhanced ELM’ result (94.1%) showed in [27]. But unlike the
latter case, our system requires no special priming/pre-training
step in the first layer. A similar combination of unsupervised
and supervised learning was used in [28] to achieved 93.5%
accuracy on the MNIST test set; in contrast, our system avoids
relying on any first layer plasticity effects. For many, although
not all, nanosynapses, plasticity learning rules such as STDP
rely on carefully designed waveforms.
V. DISCUSSION
While the proposed design has strong similarities to the
RC paradigm: the first layer weights (synaptic attractions)
are fixed, standard regression can be used to extract the
value of this processing network, and neurons show both
positive (excitatory) and negative (inhibitory) activations, like
ELM, the system is feedforward, not recurrent. As recurrence
bestows a higher memory capacity on a reservoir, it is not
surprising that more hidden neurons are required in our case
than a true reservoir. The computational capabilities of RCs
and ELMs have previously been compared in [29], which
noted that while RCs imply an unfortunate trade-off between
non-linearity (mapping performance) and memory capacity
(ability to retain said map beyond the fading time window),
a synthesis of ELM and RC approaches might overcome this
dilemma. Our system implicitly addresses this trade-off by
forcing non-linearity at a large set of hidden neurons, and
preserving capacity through stateful variables.
Our results with the frame-by-frame MNIST task suggest
that achieving strong performance on a high-dimensional task
requires more than simple spatio-temporal integration. When
hidden neurons time variability is included so as to add di-
versity to activation functions, the computational power of the
system amplifies substantially as neurons specialize on their
preferred frames from the database. Effectively, this approach
forces greater sparsity (breaks all-to-all connectivity). Software
RC systems intrinsically exploit sparsity, while ELM systems
exploiting this effect are rarer; different local receptive fields
were suggested in [30] and used to achieve good performance
on the NORB database, but the scheme is too complex to be
easily implemented on-chip. In contrast, our proposed scheme
is hardware-friendly, and has been designed with future 3D
crossbar topologies in mind.
VI. CONCLUSION
By integrating two standard nanoelectric structures (cross-
bars) with hidden neurons performing spatio-temporal acti-
vation/integration, we have emulated many of the features of
RC/ELM software systems: high performance, online learning,
and resilience to imperfect dynamics or inputs. 99% on the T1-
46 battery matches the performance of a software reservoir
computer with floating point weights; while the same equiva-
lence cannot be stated about our results on the MNIST task,
95% is nonetheless a strong result for a crossbar based learning
system. Immediate next steps in translating the proposed
design into a prototype include study on the energy draw
and operation of optimal CMOS associated circuits, especially
those involving hidden layer functions, electrical simulation of
the proposed system to explore non-ideal effects, and design
of toy problems capable of being implemented on far smaller
crossbars than those used in the present study.
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